Standard Cell Layout Synthesis for Dual-Sided 3D-Stacked Transistors Published in ASPDAC26, 2026Download Paper
Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization Published in ICCAD25, 2025Download Paper
Multi-Row Standard Cell Layout Synthesis with Enhanced Scalability Published in ISEDA25, 2025Download Paper